Department of Electronics and Telecommunication Engineering							
Name	KULKARNI PRASAD ANANT						
Date of Birth	26/02/1976						
Education Qualifications	UG BE (Electronics Engineering)		PG ME (Electrical with Control System)		PhD Electronics Engineering (Area :VLSI Design)		
Work Experience	Teaching	Re	esearch	Indust	ry	Others	
	26	-		3		-	
Area of Specialization	VLSI						
Courses taught Research guidance (Number of Students)	Digital Circuit system , Electr Under Gradua projects Masters Ph.D (Comple Thesis Submit Ongoing)	t desig rical ate ted / ted /	gn , Microo 7 - -	controllers	s, VL	SI, Control	
External Fund Received	-						
Patent (Filed / published / Granted) details	 Design and Implement FFT processor with High Throughput and Optimum Area with Reduced Complexity. Copyright: "ASIC Design of Radix-2,8- Point FFT Processor", Extract from Register of Copyrights, Government of India, Registration Number L-99658/2021. Copyright: "Home TechCare using IoT", Extract from Register of Copyrights, Government of India, Registration Number L-113546/2022. Copyright: "SELF DRIVING CAR", Extract from Register of Copyrights, 						

	Government of India, Registration Number				
	L-1343529/2023.				
	• Copyright: "Digital VLSI Lab Manual",				
	Extract from Register of Copyrights,				
	Government of India, Registration Number				
	L-139764/2023				
	 Patent Published: "ASIC Design of Radix- 				
	2,8-Point FFT Processor," Indian Patent				
	Office, Government of India, Application				
	Number 202121004749, Mar.2021.				
No. of papers	4 8				
published in					
National/International					
Journals/Conferences					
Research Publications	Scopus/SCI indexed journals: 02				
(No. of papers in National/International	Peer reviewed / UGC journals: 02				
Journals / Conferences	Rooks/Rook Chanters: -				
and No. of Books/ Book	Other International Conferences: -				
Chapters published	National Conference: 04				
Projects Carried out	1. Object Detection using FPGA (project in				
	collaboration with IISER Mohali				
	2. Tool Condition Monitoring: (On going 2022)				
	Project work is based on machine learning to				
	classify the state of the finished product processed				
	on the lathe machine by sensing the temperature,				
	vibration and position of the table.				
	3. Interfacing of wireless protocols to FPGA and				
	controlling devices (2017)				
	4. UDP: Simulation of Asynchronous Transfer				
	Mode Computer Network. (2004-2005)				
	The user defined protocol with header having 53				
	cell. This protocol having 5-byte header and 48-				
	byte payload. Scrambling facility is also available				
	tor payload.				
	5. Multi-Channel Ethernet with Oasis PVT Ltd				
	(2001) as apart PG Diploma.				
Other major	NBA Co-Ordinator, APMS Portal Co-ordinator, Institute				
responsibilities	level Publicity Team, FDP convenor, IETE-ISF convener.				